Design and Application of General Interface of SCM and CPLD
DOI:
CSTR:
Author:
Affiliation:

Clc Number:

TP302.2

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    During the process of developing the fuse and detonator blasting speed calibrator, a C51 single-chip microprocessor (SCM) based on intelligent instrument, we introduce the complex programmable logic device (CPLD) to treat the high-speed signals that exceed the ability of the microprocessor. We have developed an effective method to combine the microprocessor and CPLD.

    Reference
    Related
    Cited by
Get Citation
Related Videos

Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:
  • Revised:October 22,2004
  • Adopted:
  • Online:
  • Published:
Article QR Code